

Notice of References Cited	Application/Control No. 09/733,402	Applicant(s)/Patent Under Reexamination VOGEL ET AL.	
	Examiner Satish S. Rampuria	Art Unit 2191	Page 1 of 1

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
*	A	US-6,255,849 B1	07-2001	Mohan, Sundararajao	326/41
*	B	US-6,496,969 B2	12-2002	Feng et al.	716/12
*	C	US-6,255,849 B1	07-2001	Mohan, Sundararajao	326/41
	D	US-			
	E	US-			
	F	US-			
	G	US-			
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Kawana et al., An efficient logic block interconnect architecture for user-reprogrammable gate array, IEEE, May 1990, Page(s): 31.3/1-31.3/4
	V	Arabi et al., PLD integrates dedicated high-speed data buffering, complex state machine, and fast decode array, IEEE, Sep 1993, Page(s): 432-436
	W	Yinlei et al., A diagnosis method for interconnects in SRAM based FPGAs, IEEE, Dec 1998, Page(s): 278-282
	X	

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.